

References

- [Alpert et al., 2005] Alpert, C., Nam, A. B. K. G.-J., Reda, S., and Villarrubia, P. (Apr 2005). A semi-persistent clustering technique for VLSI circuit placement. In *Proc. Int'l Symp. on Physical Design*, pages 200–207.
- [Bai et al., 2000] Bai, E., Fu, M., Tempo, R., and Ye, Y. (2000). Convergence results of the analytic center estimator. *IEEE Transactions on Automatic Control*, 45(3):569–572.
- [Bai et al., 1999] Bai, E., Ye, Y., and Tempo, R. (1999). Bounded error parameter estimation: a sequential analytic center approach. *IEEE Transactions on Automatic Control*, 44(6):1107–1117.
- [Ben-Tal and Nemirovski, 1998] Ben-Tal, A. and Nemirovski, A. (1998). Robust convex optimization. *Mathematics of Operations Research*, 23:769–805.
- [Ben-Tal and Nemirovski, 2000] Ben-Tal, A. and Nemirovski, A. (2000). Robust solutions of linear programming problems contaminated with uncertain data. *Mathematical Programming Series A*, 88:411–424.
- [Bertsekas and Tsitsiklis, 1989] Bertsekas, D. P. and Tsitsiklis, J. N. (1989). *Parallel and Distributed Computation*. Prentice-Hall, Englewood Cliffs, New Jersey.
- [Boyd et al., 2005] Boyd, S. P., Kim, S.-J., Patil, D. D., and Horowitz, M. A. (2005). Digital circuit optimization via geometric programming. *Operations Research*, 53(6):899–932.
- [Brandt, 1986] Brandt, A. (1986). Algebraic multigrid theory: The symmetric case. *Appl. Math. Comp.*, 19:23–56.
- [Brandt and Ron, 2003] Brandt, A. and Ron, D. (2003). Multigrid solvers and multilevel optimization strategies. In Cong, J. and Shinnerl, J., editors, *Multilevel Optimization and VLSICAD*. Kluwer Academic Publishers, Boston.
- [Briggs et al., 2000] Briggs, W., Henson, V., and McCormick, S. (2000). *A Multigrid Tutorial*. SIAM, Philadelphia, second edition.
- [Brodersen et al., 2002] Brodersen, R., Horowitz, M., Markovic, D., Nikolic, B., and Stojanovic, V. (2002). Methods for true power minimization. In *Proc. Int'l Conf. on Computer-Aided Design*, pages 35–42.
- [Calafiore and Campi, 2005] Calafiore, G. and Campi, M. C. (2005). Uncertain convex programs: randomized solutions and confidence levels. *Mathematical Programming Series A*, 102(1):25–46.
- [Chan et al., 2003] Chan, T., Cong, J., Kong, T., Shinnerl, J., and Sze, K. (Nov 2003). An enhanced multilevel algorithm for circuit placement. In *Proc. Int'l Conf. on Computer-Aided Design*, San Jose, CA.
- [Chan et al., 2005a] Chan, T., Cong, J., Romesis, M., Shinnerl, J., Sze, K., and Xie, M. (2005a). Enhanced robustness in multilevel mixed-size placement. Technical report, Computer Science Dept., University of California, Los Angeles. SRC Pub. P012921.
- [Chan et al., 2005b] Chan, T., Cong, J., Shinnerl, J., Sze, K., and Xie, M. (2005b). Highly scalable placement by multilevel optimization. Src task 1091.001 annual report, Computer Science Dept., University of California, Los Angeles.
- [Chan et al., 2005c] Chan, T., Cong, J., and Sze, K. (2005c). Multilevel generalized force-directed method for circuit placement. In *Proc. Int'l Symp. on Physical Design*.
- [Chang et al., 2004] Chang, C., Cong, J., Romesis, M., and Xie, M. (2004). Optimality and scalability study of existing placement algorithms. *IEEE Trans. on Comp.-Aided Design of Integrated Circuits and Sys.*, pages 537–549.
- [Charnes and Cooper, 1959] Charnes, A. and Cooper, W. (1959). Chance constrained programming. *Management Science*, 6(1).
- [Cheon et al., 2005] Cheon, Y., Ho, P.-H., Kahng, A., Reda, S., and Wang, Q. (2005). Power-aware placement. In *Proc. Design Automation Conf.*, pages 795–800.
- [Clarke, 2004] Clarke, P. (2004). Scaling died at 130-nm so innovate, says ibm cto. *EE Times*. <http://www.eetimes.com/news/semi/showArticle.jhtml;jsessionid=04C51F2VRZD54QSNDBECKICCJUMKJVN?articleID=19400132>.
- [Cong and Pan, 2001] Cong, J. and Pan, D. (2001). Interconnect performance estimation models for design planning. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 20(6):739–752.
- [Cong et al., 2005] Cong, J., Romesis, M., and Shinnerl, J. (Nov. 2005). Robust mixed-size placement under tight white-space constraints. In *Proc. Int'l Conf. on Computer-Aided Design*, pages 165–172.
- [Cong and Shinnerl, 2003] Cong, J. and Shinnerl, J., editors (2003). *Multilevel Optimization in VLSICAD*. Kluwer Academic Publishers, Boston.
- [Cong and Xie, 2006] Cong, J. and Xie, M. (2006). A robust detailed placement for mixed-size IC designs. In *Proc. Asia South Pacific Design Automation Conf.*, pages 188–194.
- [Dempster, 1972] Dempster, A. P. (1972). Covariance selection. *Biometrics*, 28:157–175.
- [Eisenmann and Johannes, 1998] Eisenmann, H. and Johannes, F. (1998). Generic global placement and floorplanning. In *Proc. 35th ACM/IEEE Design Automation Conference*, pages 269–274.
- [Gelsinger, 2004] Gelsinger, P. (2004). Gigascale integration for teraops performance — challenges, opportunities, and new frontiers. In *Proc. Design Automation Conf.* keynote address.
- [Goering, 2003a] Goering, R. (2003a). FPGA placement performs poorly, study says. *EE Times*. <http://www.eedesign.com/story/OEG20031113S0048>.
- [Goering, 2003b] Goering, R. (2003b). IC placement benchmarks needed, researchers say. *EE Times*. <http://www.eedesign.com/story/OEG20030410S0029>.
- [Goering, 2003c] Goering, R. (2003c). Placement tools criticized for hampering IC designs. *EE Times*. <http://www.eedesign.com/story/OEG20030205S0014>.
- [Goffin and Vial, 1999] Goffin, J.-L. and Vial, J.-P. (1999). Shallow, deep and very deep cuts in the analytic center cutting plane method. *Mathematical Programming*, 84(1):89–103.
- [Goldfarb and Iyengar, 2003a] Goldfarb, D. and Iyengar, G. (2003a). Robust convex quadratically constrained programs. *Mathematical Programming Series B*, 97:495–515.
- [Goldfarb and Iyengar, 2003b] Goldfarb, D. and Iyengar, G. (2003b). Robust portfolio selection problems. *Mathematics of Operations Research*, 28(1):1–38.

- [Kao et al., 2002] Kao, J., Narendra, S., and Chandrakasan, A. (2002). Subthreshold leakage modeling and reduction techniques. In *Proc. Int'l Conf. on Computer-Aided Design*, pages 141–148.
- [Karypis, 2003] Karypis, G. (2003). Multilevel hypergraph partitioning. In Cong, J. and Shinnerl, J., editors, *Multilevel Optimization and VLSICAD*. Kluwer Academic Publishers, Boston.
- [Lasdon, 1970] Lasdon, L. S. (1970). *Optimization Theory for Large Systems*. MacMillan.
- [Luo and Sun, 1998] Luo, Z.-Q. and Sun, J. (1998). An analytic center based column generation algorithm for convex quadratic feasibility problems. *SIAM J. on Optimization*, 9:217–235.
- [Mani et al., 2005] Mani, M., Devgan, A., and Orshansky, M. (2005). An efficient algorithm for statistical minimization of total power under timing yield constraints. In *Proc. Design Automation Conf.*, pages 309–314.
- [Nesterov, 2004] Nesterov, Y. (2004). Rounding of convex sets and efficient gradient methods for linear programming problems. Technical report, core discussion paper, Université catholique de Louvain.
- [Nesterov, 2005] Nesterov, Y. (2005). Smooth minimization of non-smooth functions. *Mathematical Programming Series A*, 103:127–152.
- [Nesterov and Nemirovsky, 1994] Nesterov, Y. and Nemirovsky, A. (1994). *Interior-point polynomial methods in convex programming*, volume 13 of *Studies in Applied Mathematics*. SIAM, Philadelphia, PA.
- [Nguyen et al., 2003] Nguyen, D., Davare, A., Orshansky, M., Chinnery, D., Thompson, B., and Keutzer, K. (2003). Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization. In *Proceedings of the 2003 international symposium on Low power electronics and design*, pages 158–163. ACM Press.
- [Puri et al., 2003] Puri, R., Stok, L., Cohn, J. M., Kung, D. S., Pan, D., Sylvester, D., Srivastava, A., and Kulkarni, S. (2003). Pushing ASIC performance in a power envelope. In *Proc. Design Automation Conf.*, pages 788–793.
- [Raghavan and Tompson, 1987] Raghavan, P. and Tompson, C. (1987). Randomized rounding: a technique for provably good algorithms and algorithmic proofs. *Combinatorica*, 7(4):365–374.
- [Sarrafzadeh et al., 2002] Sarrafzadeh, M., Wang, M., and Yang, X. (2002). *Modern Placement Techniques*. Kluwer, Boston.
- [Weste and Harris, 2005] Weste, N. and Harris, D. (2005). *Principles of CMOS VLSI design: a circuits and systems perspective*. Addison-Wesley/Pearson, New York, NY, USA.
- [Ye, 1997] Ye, Y. (1997). *Interior Point Algorithms: Theory and Analysis*. Discrete Mathematics and Optimization. Wiley, New York.