Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources

Jason Cong and Songjie Xu
Computer Science Department
University of California, Los Angeles, CA 90095
{cong, sxu}@cs.ucla.edu

Abstract
In order to maximize performance and device utilization, recent generation of FPGAs take advantage of speed and density benefits resulted from heterogeneous FPGAs, which provide either an array of homogeneous programmable logic blocks (PLBs), each configured to implement circuits with LUTs of different sizes, or an array of physically heterogeneous LUTs. Some heterogeneous FPGAs do not have limitations on the availability of LUTs of specific sizes within chip capacity due to the configuration flexibility of their PLBs, while others, such as Altera FLEX10K devices [1] and Vantis VF1 FPGAs [12], have limited number of LUTs of certain types (such as embedded memory blocks), which we call heterogeneous FPGAs with bounded resources. LUTs of different sizes usually have different delays. In this paper, we study the technology mapping problem for delay minimization for heterogeneous FPGAs with bounded resources. We show that it is NP-Hard for general networks, but can be solved optimally in pseudo-polynomial time for trees. We then present two heuristic algorithms, named BinaryHM and CN-HM, for delay minimization of general networks for heterogeneous FPGA designs with bounded resources. We have tested BinaryHM and CN-HM on MCNC benchmarks on Altera FLEX10K device family, which can be taken as the heterogeneous FPGAs with 4-LUTs and a limited number of 11-LUTs. The experimental results show that compared with FlowMap using only 4-LUTs, both BinaryHM and CN-HM can reduce more than 20% of the circuit mapping delays, 27% of the 4-LUT area and 10% of the circuit layout delays by making efficient use of the available heterogeneous LUTs.

1 Introduction
In a traditional LUT-based FPGA device, the basic programmable logic block is a K-input lookup table (K-LUT) which can implement any Boolean function of up to K variables. In order to maximize performance and device utilization, recent generation of FPGAs take advantage of speed and density benefits resulted from heterogeneous FPGAs, which provide either an array of homogeneous programmable logic blocks (PLBs), each configured to implement circuits with LUTs of different sizes, or an array of physically heterogeneous LUTs. For example, the PLBs in Xilinx XC4000 series FPGAs [14], Lucent ORCA2C series FPGAs [11], and the recently announced Vantis VF1 FPGAs [12] can be configured to have heterogeneous LUTs. These heterogeneous FPGAs do not have limitations on the availability of LUTs of specific sizes within chip capacity due to their PLB configuration flexibility. On the other hand, Altera FLEX10K devices [1] (see Figure 1) and Vantis VF1 FPGAs provide both a logic array of normal K-LUTs and an embedded memory array with a series of embedded memory blocks (EMBs) which, if not used as on-chip memories, can be used to implement logic functions. These heterogeneous FPGAs have limitation on one or several types of LUTs, which we call heterogeneous FPGAs with bounded resources. For example, in one FLEX10K device chip, there are 3 to 12 EMBs according to the device size, and each EMB can be taken as an 11-LUT. In one VF1 FPGA chip, there are 28 to 48 EMBs according to the device size, and each EMB can be configured to implement any single logic function of 7 inputs and 1 output.

In a heterogeneous FPGA, larger LUTs can cover more gates, but usually have longer delay. Therefore, given a heterogeneous FPGA with bounded resources, an important problem is how to utilize the available heterogeneous LUTs to minimize the overall circuit delay and/or area during technology mapping.

In the past a few years, extensive studies have been done on technology mapping for homogeneous LUT-based FPGAs. A survey of these results can be found in [4]. However, none of these algorithms are able to deal with the delay optimization problem for heterogeneous FPGAs, as they assume the identical capacity and delay for every LUT. In [9], an approach for technology mapping into heterogeneous LUT-based FPGAs was presented for area minimization, but their architecture assumes a mixture of only two types of LUTs with a fixed ratio in one FPGA chip. The recent

---

In XC4000, ORCA2C, and VF1 FPGAs, PLB is called configurable logic block (CLB), programmable function unit (PFU), and configurable building block (CBB) respectively.

In Altera FLEX10K device family, EMB is called embedded array block (EAB).
work in [10] shows that the problem of mapping a tree network using the minimum number of target PLBs, each with independent LUTs of two different sizes, can be solved optimally in $O(n^2)$ time. However, the optimality holds only for trees, which significantly limits the application of this algorithm. In [5] and [13], it was shown that uncommitted EMBs in heterogeneous FPGAs can be efficiently used to implement logic for area minimization. The algorithm in [5] can further guarantee that the circuit delay will not increase while using available EMBS for area reduction. In [6], the first polynomial-time delay-optimal technology mapping algorithm, named HeteroMap, was presented for heterogeneous FPGA designs, and the optimality of the HeteroMap algorithm holds for general networks. However, HeteroMap cannot be applied to heterogeneous FPGAs with bounded resources directly, since HeteroMap cannot constrain the use of certain types of LUTs.

In this paper, we formulate a general technology mapping problem for heterogeneous FPGAs with bounded resources and show that this problem under delay minimization objective is NP-Hard for general networks, but solvable for trees in pseudo-polynomial time. We then present two heuristic algorithms, named BinaryHM and CN-HM, for delay minimization of general networks in heterogeneous FPGA designs with bounded resources. Both BinaryHM and CN-HM produce favorable results on MCNC benchmarks on Altera FLEX10K device family [1], which can be taken as the heterogeneous FPGAs with 4-LUTs and a limited number of 11-LUTs.

The remainder of this paper is organized as follows. Section 2 presents the problem formulation and preliminaries. Section 3 gives the complexity result for delay optimal mapping in heterogeneous FPGA designs with bounded resources. In order to solve the problem, Section 4 presents a pseudo-polynomial time optimal algorithm for trees for our problem, while Section 5 presents two heuristic algorithms for general networks. Experimental results and comparative study are presented in Section 6. Section 7 concludes the paper.

2 Problem Formulation and Preliminaries

A Boolean network $N$ can be represented as a directed acyclic graph (DAG) where each node represents a logic gate, and a directed edge $(i, j)$ exists if the output of gate $i$ is an input of gate $j$. Primary input (PI) nodes have no incoming edges and primary output (PO) nodes have no outgoing edges. We use $\text{input}(v)$ to denote the set of fanins of gate $v$. A Boolean network is $K$-bounded if $|\text{input}(v)| \leq K$ for each node $v$ in the network.

A LUT-based heterogeneous FPGA with bounded resources consists of $c$ types of LUTs of $K_1$-LUT, $K_2$-LUT, ..., and $K_c$-LUT ($K_1 < K_2 < \ldots < K_c$), with the delays $d_1, d_2, \ldots, d_c$ ($d_1 < d_2 < \ldots \leq d_c$, and $d_1, d_2, \ldots, d_c$ may not be integer), and with resource bound $B_1, B_2, \ldots, B_c$ for each type of LUT, respectively. Without loss of generality, $d_1$ is scaled to 1 in remaining discussions. Some of $B_i$'s can be $\infty$. Homogeneous FPGAs can be viewed as the special heterogeneous FPGA with only one type of LUTs.

For a circuit mapped into a heterogeneous FPGA, we assume different access delays for heterogeneous LUTs but a constant delay for the interconnection, which is called heterogeneous LUT-delay model [6]. The unit-delay model used in [2] is a special case of heterogeneous LUT-delay model in homogeneous FPGAs.

Given these definitions, the technology mapping problem for heterogeneous FPGAs with bounded resources can be formulated as follows: Given a $K_1$-bounded Boolean network $N$ and the heterogeneous FPGA with bounded resources, transform $N$ to an equivalent LUT network $N'$ by making use of the available heterogeneous LUT resources such that the circuit delay and/or area are minimized.

In this paper, our primary objective is to minimize the circuit mapping delay under the heterogeneous LUT-delay model through technology mapping. Therefore, a mapping solution is said to be optimal if the mapping delay is minimized. The corresponding technology mapping problem for delay minimization for heterogeneous FPGAs with bounded resources is abbreviated as the DM-HM-BR Problem.

3 Complexity of Problem DM-HM-BR

In this section, we shall investigate the computational complexity of the DM-HM-BR problem. In order to simplify the description, we assume that there are two types of LUTs in a heterogeneous FPGA, $K_1$-LUT without resource limitation and $r$ $K_2$-LUT ($K_1 < K_2$, $r$ is a variable), with delay ratio of 1 : $d$ ($d > 1$). We first define the decision version of the DM-HM-BR problem.

**Problem**: Delay-Bounded heterogeneous LUT mapping with bounded resources (DB-HM-BR)

The constant interconnection delay can be counted into the LUT delays such that the interconnection delay can be set to zero. In general, interconnection delays are highly dependent on the placement result. We choose to consider interconnection delay as constant as there is no good delay model available so far which is able to accurately estimate interconnection delay in the logic synthesis phase. See Section 7 for more discussions.
Instance: Three integers, \( K_1, K_2 (K_1 < K_2) \) and \( r \) \((r \geq 0)\), two real numbers, \( d (d > 1) \) and \( B \), and a \( K_1 \)-bounded Boolean network \( N \).

Question: Under the heterogeneous LUT-delay model with \( d_1 = 1 \) and \( d_2 = d \), is there a mapping solution of \( N \) with any number of \( K_1 \)-LUTs and no more than \( r \) \( K_2 \)-LUTs, which has delay no more than \( B \)?

We shall show that the \( \textbf{DB-HM-BR} \) problem is \( \text{NP} \)-complete for \( K_1 \geq 5 \). The proof of the \( \text{NP} \)-completeness for the \( \textbf{DB-HM-BR} \) problem is based on the polynomial time transformation from the 3-Satisfiability \( (\text{3SAT}) \) problem, a well-known \( \text{NP} \)-complete problem, to the \( \textbf{DB-HM-BR} \) problem. Due to space limitation, the construction of the polynomial time transformation and the proof of the \( \text{NP} \)-completeness for the \( \textbf{DB-HM-BR} \) problem are omitted in this paper. The detailed proof could be located in [7].

Theorem 1 \( \textbf{DB-HM-BR} \) is \( \text{NP} \)-complete for \( K_1 \geq 5 \).

Corollary 1 The \( \textbf{DM-HM-BR} \) problem is \( \text{NP} \)-hard for \( K_1 \geq 5 \).

The construction of the polynomial time transformation does not apply when \( K_1 \leq 4 \). Therefore, the complexity of the problem is still open for \( K_1 \leq 4 \).

4 Delay Optimal Mapping for Trees

Although the \( \textbf{DM-HM-BR} \) problem is \( \text{NP} \)-hard for general DAGs, we shall show in this section that it can be solved optimally in pseudo-polynomial time for trees using the dynamic programming technique.

Assume that there are two types of LUTs in a heterogeneous FPGA, \( K_1 \)-LUT without resource limitation and \( r \) \( K_2 \)-LUTs (\( K_1 < K_2 \)), with delay ratio of \( 1 : d \) (\( d > 1 \)).

Given a tree \( T \), we want to compute the mapping solution for \( T \) with minimum mapping delay under the heterogeneous LUT-delay model by using the available heterogeneous LUT resources.

The algorithm is based on the cut generation for trees. Assume that the root \( t \) of \( T \) has \( f \) fanin nodes \( v_1, v_2, \ldots, v_f \) \((f \leq K_1)\). Let \( T_{v_i} \) denote the subtree in \( T \) rooted at \( v_i \) \((1 \leq i \leq f)\). Clearly, any cut of size \( H \) in \( T \) induces an \( H \)-cut of \( T_{v_i} \), with \( \sum_{i=1}^{f} H_i = H \), and vice versa. Let \( C_T(H) \) denote the set of cuts of size \( H \) in \( T \), and define \( C_T(1) = t \), [3] showed

\[
C_T(H) = \bigcup_{i=1}^{f} (C_{T_{v_i}}(H_1) \times C_{T_{v_2}}(H_2) \times \cdots \times C_{T_{v_f}}(H_f))
\]

It was shown in [3] that based on the recursive equation 1, all the cuts of size \( H \) in a tree can be generated, and the number of cuts generated according to this equation is bounded by a constant depending only on \( H \), which is the \((H-1)\)-th Catalan number \( [8] \), denoted \( c_H-1 \), where \( c_H = \frac{1}{2H+1} \binom{2H}{H} \).

The total number of \( H \)-feasible cuts in a tree is thus bounded by \( \sum_{i=1}^{H-1} c_i \).

Using dynamic programming, for each node \( v \) in \( T \) from leaves to root \( t \) in topological order, we want to compute \( l_v(p) \) for each \( p = 0, 1, \ldots, r \), which is the minimum delay

of node \( v \) with \( p \) \( K_2 \)-LUTs used in the mapping solution of \( T_v \). The topological order guarantees that every node is processed after all of its predecessors have been processed.

For each node \( v \), we first generate all \( K_2 \)-feasible cuts in \( T_v \), which include all \( K_2 \)-feasible cuts in \( T_v \) as well. Note that node \( v \) will be implemented either by \( K_1 \)-LUT or \( K_2 \)-LUT. We first assume that \( v \) is implemented by \( K_1 \)-LUT. For each \( K_1 \)-feasible cut \( c \) in \( T_v \), we enumerate all the \( p \) \( K_2 \)-LUTs’ distributions among the trees rooted at the cut nodes \( v_1, v_2, \ldots, v_s \) \((s \leq K_1)\) of this \( K_1 \)-feasible cut \( c \), then obtain the minimum delay of \( v \) using this \( K_1 \)-feasible cut by the following formular

\[
l_{1_v}(p) = \min_{j \in S^*} \{ \max_{j \in S^*} l_{v_j}(p_j) + 1 \}
\]

Through checking all the \( K_1 \)-feasible cuts in \( T_v \), we can compute \( l_{1_v}(p) \) for each \( p = 0, 1, \ldots, r \), which is the minimum delay of node \( v \) with \( p \) \( K_2 \)-LUTs used in the mapping solution of \( T_v \) if \( v \) is implemented by a \( K_1 \)-LUT. In a similar way, by assuming that \( v \) is implemented by \( K_2 \)-LUT, we check each \( K_2 \)-feasible cut \( c \) in \( T_v \), and enumerate all the \( p-1 \) \( K_2 \)-LUTs’ distributions among the trees rooted at the cut nodes \( v_1, v_2, \ldots, v_s \) \((s \leq K_2)\) of this \( K_2 \)-feasible cut \( c \), then obtain the minimum delay \( l_{2_v}(p) \) of this \( K_2 \)-feasible cut by the following formular

\[
l_{2_v}(p) = \min_{j \in S^*} \{ \max_{j \in S^*} l_{v_j}(p_j) + d \}
\]

Through checking all the \( K_2 \)-feasible cuts in \( T_v \), we can compute \( l_{2_v}(p) \) for each \( p = 0, 1, \ldots, r \), which is the minimum delay of node \( v \) with \( p \) \( K_2 \)-LUTs used in the mapping solution of \( T_v \) if \( v \) is implemented by a \( K_2 \)-LUT. Therefore, \( l_v(p) = \min \{ l_{1_v}(p), l_{2_v}(p) \} \) for each \( p = 0, 1, \ldots, r \). For the root \( t \), \( l_t(r) \) gives the minimum mapping delay of \( T \) using \( K_1 \)-LUTs and no more than \( r \) \( K_2 \)-LUTs.

Since the cut generation takes \( O(\sum_{i=0}^{K_2-1} c_i) \) time, where \( c_i \) is the \( i \)-th Catalan number, and the \( p \) \( K_2 \)-LUTs’ distribution among the trees rooted at the cut nodes of each \( K_2 \)-feasible cut \((1 \leq j \leq 2)\) of \( T_v \) takes \( O(p^n) \) time, the complexity of the above algorithm is \( O(n \cdot \sum_{i=0}^{K_2-1} c_i \cdot r \cdot (r^{K_1} + r^{K_2})) \), where \( n \) is the number of nodes in \( T \).

It is not hard to see that this algorithm can be easily extended for heterogeneous FPGAs with \( c \) types of LUTs \((c > 2)\), \( q \) of which have resource limitations, specified by \( r_1 \) \( K_1 \)-LUTs, \( r_2 \) \( K_2 \)-LUTs and \( r_3 \) \( K_3 \)-LUTs respectively.

We shall then compute \( l_v(p_1, p_2, \ldots, p_q) \) \((0 \leq p_1 \leq r_1, 0 \leq p_2 \leq r_2, \ldots, 0 \leq p_q \leq r_q)\), for each node \( v \) in tree \( T \), instead of \( l_v(p) \) \((0 \leq p \leq r)\), and the complexity becomes \( O(n \cdot \sum_{i=0}^{K_2-1} c_i \cdot \prod_{j=1}^{q} r_j \cdot \prod_{i=1}^{q} \sum_{j=1}^{q} r_j^{K_i}) \), where \( K_0 = \max_{1 \leq i \leq q} K_i \). This algorithm is considered to be polynomial if the sizes of the heterogeneous LUTs are taken as the constants. Therefore, the \( \textbf{DM-HM-BR} \) problem can be solved optimally in pseudo-polynomial time for trees.

5 Delay-Oriented Mapping for DAGs

In Section 4, we showed that the \( \textbf{DM-HM-BR} \) problem can be solved optimally for trees in polynomial time. However, most of the combinational circuits are general DAGs.
instead of trees. If we decompose the general DAG into independent trees before mapping, in order to solve the DM-HM-BR problem, we have to try all possible distributions of the LUTs with bounded resources among the independent trees, which will result in very high complexity. The final mapping solution will not be optimal either, since no LUT can go across trees. Therefore, we do not intend to use the optimal tree mapping algorithm for general DAGs. Instead, we developed two efficient heuristics to solve this problem, which will be presented in the following subsections. We start with a brief review of the HeteroMap algorithm presented in [6], which will be used in our two heuristics to compute the delay-optimal heterogeneous LUT mapping solution without resource constraints under the given heterogeneous LUT delay ratio.

5.1 Review of the HeteroMap algorithm

HeteroMap [6] is a technology mapping algorithm that computes delay-optimal mapping solutions in polynomial time for heterogeneous FPGAs without resource constraints. Taking different delays of heterogeneous LUTs into consideration, HeteroMap computes the minimum mapping delay of a circuit based on a series of minimum height $K$-feasible cut computations at each node in the circuit. For a heterogeneous FPGA consisting of $K_1$-LUTs, $K_2$-LUTs, ..., and $K_r$-LUTs, HeteroMap computes the minimum delay mapping solution in $O\left(\sum_{i=1}^{r} K_i \cdot n \cdot m \cdot \log n\right)$ time for a circuit netlist with $n$ gates and $m$ edges.

5.2 The BinaryHM algorithm

In this subsection, we shall present our first heuristic algorithm, named BinaryHM, to solve the DM-HM-BR problem. Assume that there are two types of LUTs in a heterogeneous FPGA, $K_1$-LUT without resource limitation and $r$ $K_2$-LUT ($K_1 < K_2$), with delay ratio of $d$ ($d > 1$). For a Boolean network $N$, although computing its minimum mapping delay is an NP-hard problem, as shown in Section 3, we can determine the lower and upper bounds of the minimum mapping delay, denoted $D_{MM}(N)$, as follows: let $D_{FM}(N)$ be the minimum mapping delay obtained by FlowMap using only $K_1$-LUTs, and $D_{HM}(N)$ be the minimum mapping delay obtained from HeteroMap using $K_1$-LUTs and $K_2$-LUTs, then

$$D_{HM}(N) \leq D_{MM}(N) \leq D_{FM}(N)$$

(4)

$D_{FM}(N)$ is an upper bound of $D_{MM}(N)$ since FlowMap does not use any $K_2$-LUT. $D_{HM}(N)$ is a lower bound of $D_{MM}(N)$ with the delay ratio of $d$, as HeteroMap uses as many $K_2$-LUTs as necessary to achieve the minimum delay for each node in $N$. However, if we increase the delay ratio of $K_1$-LUT vs. $K_2$-LUT from the original delay ratio, $d$, all the way to $D_{FM}(N)$, HeteroMap will tend to use $K_2$-LUTs on the nodes which have more delay reduction with the $K_2$-LUT implementation over the $K_1$-LUT implementation, and we also expect to see that HeteroMap will generate mapping solutions using fewer and fewer $K_2$-LUTs. When the delay ratio equals to $D_{FM}(N)$, HeteroMap will produce exactly the same mapping solution as FlowMap, as using any $K_2$-LUT will not lead to better mapping solution. Therefore, by doing binary search on the delay ratio of $K_1$-LUT vs. $K_2$-LUT with the range from the original delay ratio of $d$ to $D_{FM}(N)$, BinaryHM will finally converge to a mapping solution, where no more than $r$ $K_2$-LUTs are used and the mapping delay of $N$, whose range is defined by Eqn. 4, is minimized. For a netlist $N$ with $n$ nodes and $m$ edges, the delay ratio range ($D_{FM}(N) - d$) is at most $n$. If the granularity of the binary search over the delay ratio of $K_1$-LUT vs. $K_2$-LUT is selected to be $g$, BinaryHM will go through the HeteroMap algorithm for $\log g$ times. Therefore, the complexity of the BinaryHM algorithm is $O((\log g \cdot (K_1 + K_2) \cdot n \cdot m \cdot \log n)$. For the experimental results reported in Section 6, the value of $g$ is set to be 0.1.

5.3 The CN-HM algorithm

Our second heuristic, named CN-HM, is a post-mapping approach. Given an original unmapped network, FlowMap is first applied to map $N$ into a $K_1$-LUT netlist $N'$ of the minimum mapping delay, then in the post-mapping procedure, CN-HM intends to minimize the circuit delay by using no more than $r$ $K_2$-LUTs. Similar to BinaryHM, we first determine a range of the minimum delay, denoted $D_{MM}(N')$, of $N'$, part of which will be covered by no more than $r$ $K_2$-LUTs. Let $D_{FM}(N')$ be the current mapping delay of $N'$ with each node as a $K_1$-LUT. Let $D_{HM}(N')$ be the minimum mapping delay of $N'$ if there is no constraint on the number of $K_2$-LUTs used on $N'$. $D_{HM}(N')$ is obtained by performing a labeling procedure, similar to that in HeteroMap [6], on $N'$, except that for each node $v$ in $N'$, the possible $K_1$-LUT implementation on $v$ is $v$ itself since CN-HM is a post-mapping approach. Clearly, $D_{FM}(N')$ is the upper bound of $D_{MM}(N')$. $D_{HM}(N')$ is the lower bound of $D_{MM}(N')$, as $D_{HM}(N')$ is obtained by using as many $K_2$-LUTs as necessary to minimize the delay for each node in $N'$. Therefore, we have

$$D_{HM}(N') \leq D_{MM}(N') \leq D_{FM}(N')$$

(5)

With the range of the minimum delay defined by Eqn. 5, CN-HM performs binary search over this range to get the circuit delay target $D_{tgt}$ at each time. CN-HM then identifies all the critical nodes in $N'$ whose delays have to be reduced in order to achieve the overall circuit delay target $D_{tgt}$. These critical nodes altogether form a critical graph $G_c$ with these critical nodes as the vertices and their interconnections in $N'$ (critical paths) as edges.

**Observation 1** $N'$ has mapping delay of no more than $D_{tgt}$ by using no more than $r$ $K_2$-LUTs only if $G_c$ has the minimum cut of size no more than $r$.

CN-HM checks whether a delay target $D_{tgt}$ is possible to be obtained or not by the necessary condition depicted in Observation 1 before any further operation is performed. If it is possible, CN-HM will perform HeteroMap labeling...
procedure on the critical nodes in $N'$. Then, similar to BinaryHM, CN-HM performs a binary search on the delay ratio of $K_1$-LUT vs. $K_2$-LUT with the range from the original delay ratio of $d$ to $D_{lg}$, and applies HeteroMap with the given delay ratio to check whether more than $r$ $K_2$-LUTs can be used in $N'$ such that the delay of $N'$ is bounded by $D_{lg}$. For a mapped netlist $N'$ with $n'$ nodes and $m'$ edges, the delay target range $\left( D_{FM}(N') - D_{HM}(N') \right)$ is at most $n'$. If the granularity of the binary search over the circuit delay target $D_{lg}$ is set to be $g_1$ and the granularity of the binary search over the delay ratio of $K_1$-LUT vs. $K_2$-LUT is set to be $g_2$, the complexity of the CN-HM algorithm will be $O\left( \log \frac{n'}{g_1} \cdot \log \frac{m'}{g_2} \cdot (K_1 + K_2) \cdot n' \cdot m' \cdot \log n' \right)$. For the experimental results reported in Section 6, $g_1$ is set to be 1 and $g_2$ is set to be 0.1.

In summary, BinaryHM operates on the original unmapped circuit and performs binary search on the delay ratio of $K_1$-LUT vs. $K_2$-LUT such that HeteroMap can eventually obtain the mapping solution with feasible number of $K_2$-LUTs used and the circuit mapping delay minimized. Instead, CN-HM takes the mapped circuit with each node as a $K_1$-LUT and performs binary search on the minimum delay of the circuit to get a delay target at each time. For each delay target, CN-HM identifies critical nodes and again performs binary search on the delay ratio of $K_1$-LUT vs. $K_2$-LUT such that HeteroMap can check whether the delay target is feasible or not.

6 Experimental Results

We have implemented the BinaryHM algorithm and the CN-HM algorithm on SUN Ultra SPARC workstation. We tested BinaryHM and CN-HM on MCNC benchmarks on Altera FLEX10K device family [1], which can be taken as the heterogeneous FPGAs with 4-LUTs and a limited number of 11-LUTs. The technology mapping comparison results are summarized in Table 1, where the BinaryHM and CN-HM algorithms are compared with FlowMap [2] which only uses 4-LUTs, and HeteroMap [6] which uses both 4-LUTs and 11-LUTs and the number of 11-LUTs used by HeteroMap could extend the resource limitations. In FLEX10K devices, the delay ratio between 4-LUT and 11-LUT is 1 : 4. For BinaryHM and CN-HM, the number of 11-LUTs (EMBs) available ("embb") is determined by the smallest FLEX10K device into which this circuit can be fitted. The experimental results show that compared with FlowMap using only 4-LUTs, both BinaryHM and CN-HM can reduce more than 20% of the circuit mapping delays ("$D_{lym}$") and 27% of the 4-LUT area ("4-LUT") by making efficient use of the available heterogeneous LUTs. Moreover, in order to meet the resource constraints, BinaryHM and CN-HM consume much fewer 11-LUTs ("embb") than HeteroMap does. Although for some circuits, not all the available 11-LUTs are used for delay minimization in BinaryHM and CN-HM, they can be used later on by EMB_Pack, an algorithm proposed in [5], to further minimize the circuit area while maintaining the circuit delay. As an example, we also showed in the last two columns of Table 1 the circuit area and the number of EMBs used eventually by BinaryHM followed by EMB_Pack ("CN-HM+EP") as the postprocessing.

The CPU time comparison is summarized in Table 2. From Table 1 and Table 2 we can see that both BinaryHM and CN-HM are fairly efficient, using less than 20 minutes of CPU time for all 13 benchmarks ranging from 200 gates to 3,000 gates (four of them have over 2,000 gates).

In order to show the effectiveness of our algorithms towards the final circuit layout delay, we use FPGA development system MAX+PLUSII 8.1 [1] to perform layout on all the mapping solutions from FlowMap, BinaryHM and CN-HM, and summarize the results in Table 3. The experimental results show that both BinaryHM and CN-HM can reduce
<table>
<thead>
<tr>
<th>Circuits</th>
<th>FlowMap CPU (s)</th>
<th>HeteroMap CPU (s)</th>
<th>BinaryHM CPU (s)</th>
<th>CN-HM CPU (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>alu2</td>
<td>1.20</td>
<td>52.80</td>
<td>159.30</td>
<td>20.10</td>
</tr>
<tr>
<td>apex4</td>
<td>10.70</td>
<td>13.70</td>
<td>18.50</td>
<td>12.80</td>
</tr>
<tr>
<td>C5315</td>
<td>5.40</td>
<td>15.50</td>
<td>602.70</td>
<td>6.70</td>
</tr>
<tr>
<td>C7552</td>
<td>10.70</td>
<td>39.80</td>
<td>161.20</td>
<td>13.60</td>
</tr>
<tr>
<td>9ym</td>
<td>0.30</td>
<td>0.30</td>
<td>0.40</td>
<td>0.30</td>
</tr>
<tr>
<td>9ymml</td>
<td>0.20</td>
<td>0.30</td>
<td>0.30</td>
<td>0.20</td>
</tr>
<tr>
<td>b12</td>
<td>0.70</td>
<td>0.70</td>
<td>0.70</td>
<td>0.70</td>
</tr>
<tr>
<td>dip</td>
<td>0.50</td>
<td>0.70</td>
<td>0.60</td>
<td>0.60</td>
</tr>
<tr>
<td>des</td>
<td>11.50</td>
<td>15.30</td>
<td>12.80</td>
<td>12.60</td>
</tr>
<tr>
<td>ex5p</td>
<td>15.70</td>
<td>18.10</td>
<td>28.40</td>
<td>20.40</td>
</tr>
<tr>
<td>rd73</td>
<td>0.40</td>
<td>0.60</td>
<td>0.60</td>
<td>0.40</td>
</tr>
<tr>
<td>rd84</td>
<td>1.10</td>
<td>1.60</td>
<td>1.60</td>
<td>1.10</td>
</tr>
<tr>
<td>sn02</td>
<td>0.20</td>
<td>0.30</td>
<td>0.20</td>
<td>0.20</td>
</tr>
<tr>
<td>TOTAL</td>
<td>58.60</td>
<td>159.70</td>
<td>987.30</td>
<td>89.70</td>
</tr>
</tbody>
</table>

Table 2: Comparison among FlowMap, HeteroMap, BinaryHM and CN-HM on FLEX10K device family.

10% of the circuit layout delays (Dly) over FlowMap.

<table>
<thead>
<tr>
<th>Circuits</th>
<th>FlowMap Dly (ns)</th>
<th>BinaryHM Dly (ns)</th>
<th>CN-HM Dly (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>alu2</td>
<td>56.80</td>
<td>30.40</td>
<td>30.40</td>
</tr>
<tr>
<td>apex4</td>
<td>54.00</td>
<td>43.40</td>
<td>44.10</td>
</tr>
<tr>
<td>C5315</td>
<td>53.90</td>
<td>65.70</td>
<td>53.90</td>
</tr>
<tr>
<td>C7552</td>
<td>70.80</td>
<td>79.80</td>
<td>70.80</td>
</tr>
<tr>
<td>9ym</td>
<td>33.40</td>
<td>28.90</td>
<td>28.90</td>
</tr>
<tr>
<td>9ymml</td>
<td>30.20</td>
<td>28.90</td>
<td>28.90</td>
</tr>
<tr>
<td>b12</td>
<td>37.00</td>
<td>30.70</td>
<td>29.90</td>
</tr>
<tr>
<td>dip</td>
<td>32.20</td>
<td>28.90</td>
<td>28.90</td>
</tr>
<tr>
<td>des</td>
<td>70.30</td>
<td>70.30</td>
<td>70.30</td>
</tr>
<tr>
<td>ex5p</td>
<td>57.00</td>
<td>57.00</td>
<td>57.00</td>
</tr>
<tr>
<td>rd73</td>
<td>32.70</td>
<td>29.60</td>
<td>29.60</td>
</tr>
<tr>
<td>rd84</td>
<td>37.40</td>
<td>30.10</td>
<td>30.10</td>
</tr>
<tr>
<td>sn02</td>
<td>27.50</td>
<td>30.20</td>
<td>30.20</td>
</tr>
<tr>
<td>TOTAL</td>
<td>593.20</td>
<td>547.50</td>
<td>534.10</td>
</tr>
</tbody>
</table>

Table 3: Layout Comparison among FlowMap, BinaryHM and CN-HM on FLEX10K device family.

7 Conclusions and Future Work

In this paper, we showed that the delay minimization technology mapping problem for heterogeneous FPGAs with bounded resources is NP-Hard for general networks, but can be solved optimally in pseudo-polynomial time for trees. We also presented two heuristic algorithms, named BinaryHM and CN-HM, for delay minimization in heterogeneous FPGA designs with bounded resources. Both BinaryHM and CN-HM produce favorable results on MCNC benchmarks on Altera FLEX10K device family.

We believe that in order to obtain high density and high performance, heterogeneous FPGAs with/without resource constraints are the future trend of the FPGA architecture development. We shall continue working on technology mapping for heterogeneous FPGAs and extend our algorithms to handle the general delay model in heterogeneous FPGA designs, which will take both interconnection delays and the LUT delays into consideration. We also expect to use our mapping algorithms to evaluate different types of heterogeneous FPGA architectures to achieve better performance and area utilization.

8 Acknowledgments

We would like to give our sincere thanks to Yean-Yow Hwang for the helpful discussions. This work is partially supported by Altera Corp., under California MICRO Program and National Science Foundation Young Investigator Award MIP-9357582.

References